Page 1
Order Number: MCUK971001G8 Technical Guide G450 Personal Cellular Telephone Handheld portable EB-G450 Car mount kit EB-HF501Z Easy fit car mount kit EB-HF450Z Dual charger EB-CR500 Issue 1 Revision 0 http://cxema.ru...
Page 2
This Technical Guide is copyright and issued on the strict understanding that it is not to be reproduced, copied, or disclosed to any third party, either in whole or part, without the prior written consent of Matsushita Communication Industrial UK Ltd. Every care has been taken to ensure that the contents of this manual give an accurate representation of the equipment.
WARNINGS AND CAUTIONS WARNING The equipment described in this manual contains polarised capacitors utilising liquid electrolyte. These devices are entirely safe provided that neither a short-circuit nor a reverse polarity connection is made across the capacitor terminals. FAILURE TO OBSERVE THIS WARNING COULD RESULT IN DAMAGE TO THE EQUIPMENT OR, AT WORST, POSSIBLE INJURY TO PERSONNEL RESULTING FROM ELECTRIC SHOCK OR THE AFFECTED CAPACITOR EXPLODING.
INTRODUCTION Purpose of this Guide This guide contains technical information for the Panasonic G450 personal cellular telephone system operating on the GSM network. Procedures for installing, operating and servicing (e.g. disassembly and testing) the telephone system are provided in the associated Service Manual.
INTERFACES AND TEST POINTS INTERFACES AND TEST POINTS Introduction This section provides details on connections between the RF and Baseband PCB and other interfaces on G450. Interfaces 2.2.1 Baseband and RF This details the 50way connector between the RF and baseband PCB. Signal Direction Description...
Page 7
INTERFACES AND TEST POINTS Signal Direction Description SIM_RESET RF to Baseband SIM reset line SIM_IO Bidirectional SIM input/output line SIM_CLK RF to Baseband SIM clock line VCXO_CNTL RF to Baseband VCXO control line (13 bit D/A) IFLOSEL Baseband to RF RF timing signal RF_GND RF to Baseband...
Page 8
INTERFACES AND TEST POINTS 2.2.2 External Interface G450 has 2 external connectors, a multiway connector for use with a handsfree and data and additional contacts for the charging the battery pack while in the desk top charger. Both intrefaces are electrically and mechanically compateble with G450.
INTERFACES AND TEST POINTS Battery Contacts Signal Description TEMP Battery temperature sense BATT + Battery positive BATT - Battery negative SIM Interface SIGNAL Not connected Reset Serial input/output Clock Not connected Not connected Test Points 2.3.1 Baseband TP No. Signal nRESET nBSCAN (U4 pin 92) SSDX (U8 pin 18)
RF OVERVIEW RF OVERVIEW Introduction All the RF circuitry is contained on one PCB. The RF PCB has six layers made from FR4 material. Top and bottom layer tracks are gold-plated to prevent oxidisation and enable better soldering. The board thickness is 1.0 mm (+0.0, -0.1mm).
TRANSMITTER TRANSMITTER Introduction This section provides a technical description of the transmitter circuit of the RF circuit. A circuit diagram of the whole system is provided in Section 8 of the Service Mnaual. 4.1.1 Uplink Frequecies CHANNEL UPLINK FREQUENCIES (MHz) NUMBERS 890.200 890.400...
TRANSMITTER Functional Description The main building block in the Tx line-up is the transmitter IC U103 which provides a Class 4 (2Watts) transmitter. Figure 1: Transmitter IC U103 450-0401 The RF mixer is used to generate the GSM carrier, which is then modulated by the baseband I-Q signals in the quadrature modulator.
Page 17
TRANSMITTER 4.2.1 Signal Levels The signal levels through the transmitter IC are given below. L1 (Balun) FL101 U106 FL102 Coupler U104 (PA) FL103 -0.9dB -2.5dB +21.5dB -2.5dB +26.8dB -0.3dB -0.3dB -0.9dB Figure 2: Typical Losses 450-0402 MCUK971001G8 Section 4 Issue 1 Technical Guide 4 - 3 Revision 0...
RECEIVER RECEIVER Introduction This section provides a technical description of the receiver section of the RF circuit. A circuit diagram of the whole system is provided in Section 8 of the Service Manual. 5.1.1 Downlink Frequencies CHANNEL DOWNLINK FREQUENCIES (MHz) NUMBERS 935.200 935.400...
RECEIVER Functional Description The main building block for the receiver is the IC U201. The receiver is a double superhet type with the first IF at 201MHz. This is then converted down to zero IF. The Rx IC contains the following stages: 1 LNA 2 RF mixer 3 Gain controlled 5-stage IF amplifier...
Page 20
RECEIVER 5.2.1 Signal Levels The signal levels through the receiver IC are given below. Duplexer RF Filter 1st Mixer IF Filter IF Amp. -3.2 -4.0 +5.0 -9.0 Worst case -2.7 -3.2 +8.0 -9.0 Normal case -100 Nominal Worst Case -105 -110 Figure 2: Nominal and Worst Case Signal Levels 450-0502...
BASEBAND OVERVIEW BASEBAND OVERVIEW Introduction All Baseband circuitary is contained on one PCB. The Baseband PCB has six layers made from FR4 material. Top and bottom layers are gold-plated to prevent oxidisation and enable better soldering. The board thickness is 1.0mm (+0.0, -0.1mm).
Page 22
BASEBAND OVERVIEW 6.2.1 Keypad The Keypad gives a 5 x 5 matrix allowing 25 keys to be scanned, on a key being pressed a keypad interrupt is generated, to find which key is pressed the software must assert each column in turn and read which row is active. Because of keybounce the key press must then be confirmed twice at about 20mS intervals.
Page 23
BASEBAND OVERVIEW GEMINI Pin Description Used as nTSPEN (4) (PLL_STRB) RF signal TXON RF signal PAON Used as TSPEN (4) (IFAGCEN) 6.2.4 CPU Memory The memory requirements for G450 are; 4Mbit 3V FLASH organised as 256k * 16 1Mbit 3V RAM organised as 128k * 8 16kbit 3V Serial EEPROM as 2k * 8 6.2.5 LCD The LCD assembly is a subassembly comprising of LCD glass and driver chip with connection to the Logic PCB.
GEMINI GEMINI Introduction Gemini contains the DSP, CPU, GSM timing functions and many peripheral functions. The software for the DSP is contained in masked ROM. Functional Description TDMA TIMER CORE Figure 1: GEMINI Block Diagram 450-0701 7.2.1 Digital Signal Processor The Digital signal processor (DSP) core is compatible with the Texas Instruments TMS350C5xx family of DSPs, included in the DSP core is an interface to the CPU by a shared memory interface.
Page 25
GEMINI 7.2.3 Memory Interface The memory interface allows the 32 bit CPU to access 16 and 8 bit devices, and allows the addition of wait states to memory access. The memory interface allows between 0 and 7 wait states to be added. The ROM area is hardware write protected, a FLASH write enable bit in the ROM wait state configuration register can be used to enable write access the ROM area.
Page 26
GEMINI 7.2.4 Interrupt Handler The ARM CPU has 2 Interrupts, FIQ is a Fast non maskable interrupt and IRQ is a standard maskable interrupt. Gemini has 11 interrupt sources, The Interrupt handler assigns priorities to these interrupts and routes them to either the FIQ or IRQ inputs of the ARM CPU.
Page 27
GEMINI I/O pin Assignments Signal GEMINI Pin Signal L = Radio Mute Off IO (4) /DSR RADIO_MUTE H = Radio Mute On IO (5) /EXTINT EXTINT H = Low RF Power level IO (6) / nRESETOUT PA_LOW L = High RF power level L = Charging LED off IO (7) / SIM_RnW CHARGE_LED...
VEGA VEGA Introduction VEGA contains the interface circuits to the Audio, RF and auxiliary analogue functions for the Baseband circuit. Functional Description JTAG TIMING 10 bit SP INTERFACE Figure 1: VEGA Bolck Diagram 450-0801 8.2.1 Uplink I and Q VEGA performs GMSK modulation on Data samples received form Gemini at 270Kbits per second Timing interface Offset Burst Timing...
Page 29
VEGA 8.2.2 Downlink I and Q Offset Offset Calibration Register DLIP Antialiasing Sigma_Delta SINC Filter Modulator Filter Filter To baseband DLIN serial interface fs1=6.5 Mhz fs2=1.08 Mhz fs3=270.8 Khz DLQP Antialiasing Sigma_Delta SINC Filter Modulator Filter Filter DLQN Offset Offset Register Calibration Figure 3: Functional structure of the baseband Downlink path...
Page 30
VEGA 8.2.4 AFC Control The 13HMz system clock frequency is controlled by a 13bit sigma-delta D/A in the VEGA chip. 3/5 V 1 BIT DAC 13 BIT DIGITAL & LOW - PASS MODULATOR FILTER Output swing control VTCXO RINT1 RINT2 CEXT PROGRAMATION REGISTER Figure 5: AFC block diagram...
POWER SUPPLIES POWER SUPPLIES Introduction This section describes the Power Supply Unit (PSU) used on the G450 logic PCB and the method by which it is controlled. This section has detailed information on: An overview of the circuit functionality Powering-up the phone Powering-down the phone Power management Overview...
POWER SUPPLIES Signal CPU I/O Description External interrupt to the CPU. The voltage detector output goes LOW when the battery voltage drops below 3.6V. If the phone is on, this signal forces EXTINT the PSU off and the interrupt initiates an emergency power down procedure. If the phone is off, a LOW on this signal will lock the PSU off.
POWER SUPPLIES 9.3.2 Power-up Sequence The power-up sequence can be initiated by pressing the power key or by the presence of an external power source on the signal EXT_PWR. Both enable the linear regulators and the CPU becomes active. The CPU must then check the battery condition;...
POWER SUPPLIES Current Battery EXT_PWR nIGNITION EXTINT KBR0 Power down New mode mode Voltage _SENSE <0.5V normal emergency <0.5V normal active <4.0V >1.2V normal restricted active <4.0V >1.2V normal charge active <4.0V >2.5V normal active <4.0V <0.5V >1.2V normal charge active <4.0V >2.5V...
POWER SUPPLIES external power 8.0V, 1.5A power-up logic On RF PCB 3.6V det 3.0V 200mA logic step-up 3.5V 5.0V + reg. 20mA 10mA 3.6V 3.6V 200mA VCXO 3.6V 30mA RF PCB Figure 2: Power supply block diagram 450-0902 9.4.2 Power On Circuit There are two mechanisms for powering on the Hand-held, Power Key or External power.
Page 37
POWER SUPPLIES Regulator No 4 – VCXO power supply (located on the RF PCB) Voltage 3.6 ± 2.5% Current 3mA max. This regulator provides a very stable power supply for the VCXO Regulator No 5 – SIM regulator Voltage 5 ± 5% Current 10mA This regulator provides 5V for SIM access...
ACCESSORIES 10 ACCESSORIES 10.1 Handsfree Unit - Circuit Description 10.1.1 General Description The handsfree unit consists of audio processing, power supply and external power for the charging circuitry within the handheld unit. A digital signal processor (DSP) is used to remove the local echo or feedback created between the loudspeaker and microphone.
ACCESSORIES Reset Circuit U310 and U314 form the reset circuit. U314 is a voltage level detector whose output goes low if the supply drops below 4.5V. When nHF ON is low (P201 pin 7), Q307 is switched on, pulling the input to U310 high. This signal also feeds the two analogue switches turning them on.
Page 40
ACCESSORIES Level Detection Circuit Path from J300 pin 2 EXT SPK SKT or TP311 GND REF POINT TP312 J300 Ext Speaker Socket Pin 2 or TP311 U309 Level Detector Input pin 1 Ouput pin 6 Q305 PNP Transistor Input B Output C Q306 NPN Transistor...
ACCESSORIES The charging circuit is controlled by the current drawn by the handheld unit. If the handheld unit receives a call and thus requires greater than 300mA, then it switches the charger off, only switching it back on again when the current drops below 200mA.