Verifying The Settings; Completing The Test; Fuse Failure Supervision Fufspvc; Checking That The Binary Inputs And Outputs Trip As Expected - ABB RELION 670 Series Commissioning Manual
Hide thumbs
Also See for RELION 670 Series:
- Technical manual (1432 pages) ,
- Technical reference manual (1232 pages) ,
- Applications manual (944 pages)
Table of Contents
Advertisement
1MRK 511 366-UUS A
11.9.1.1
Verifying the settings
1.
Check the input circuits and the trip value of the
current, one phase at a time.
2.
Check the phase current blocking function for all three phases by injecting current, one phase
at a time. The output signals shall reset with a delay of 1 second when the current exceeds 1.5
IBase .
·
3.
Inject a current 0.1 ·
4.
Increase slowly the current in one of the phases current input and check that FAIL output is
obtained when the current is about 0.9 ·
11.9.1.2
Completing the test
Continue to test another function or end the test by changing the
Restore connections and settings to their original values, if they were changed for testing
purposes.
11.9.2
Fuse failure supervision FUFSPVC
Prepare the IED for verification of settings as outlined in section
section
"Preparing for test"
The verification is divided in two main parts. The first part is common to all fuse failure
supervision options, and checks that binary inputs and outputs trip as expected according to
actual configuration. In the second part the relevant set trip values are measured.
11.9.2.1
Checking that the binary inputs and outputs trip as expected
1.
Simulate normal operating conditions with the three-phase currents in phase with their
corresponding phase voltages and with all of them equal to their rated values.
2.
Connect the nominal dc voltage to the 89bS binary input.
•
•
•
•
3.
Disconnect the dc voltage from the 89b binary input terminal.
4.
Connect the nominal dc voltage to the MCBOP binary input.
•
•
5.
Disconnect the dc voltage from the MCBOP binary input terminal.
6.
Disconnect one of the phase voltages and observe the logical output signals on the binary
outputs of the IED.
BLKV and BLKZ signals should appear simultaneously wether the BLKV and BLKZ reset
depends on the setting
7.
After more than 5 seconds disconnect the remaining two-phase voltages and all three
currents.
Commissioning manual
IBase to the reference current input Analogue channel ID current input 5.
in this chapter.
The signal BLKV should appear with almost no time delay.
The signals BLKZ and 3PH should not appear on the IED.
Only the distance protection function can trip.
Undervoltage-dependent functions must not trip.
The BLKVand BLKZ signals should appear without any time delay.
All undervoltage-dependent functions must be blocked.
SealIn "on" or "off". If "on" no reset, if "off" reset.
Testing functionality by secondary injection
IMinOp current level detector by injecting
IBase .
TestMode setting to Disabled .
"Requirements"
Section 11
M12917-31 v7
M12917-43 v4
M1405-2 v8
and
M1405-9 v8
133
Advertisement
Table of Contents
