Page 1
Preliminary User’s Manual IE-703242-G1-EM1 In-Circuit Emulator Option Board for V850ES/GB1 Hardware Document No. U16345EE1V0UM00 Date Published July 2002 NEC Corporation 2002 Printed in Germany...
Page 2
NOTES FOR CMOS DEVICES PRECAUTION AGAINST ESD FOR SEMICONDUCTORS Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred.
Page 3
The information in this document is current as of 30.07.2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC’s data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country.
Page 4
Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify: •...
Chapter 1 Overview The IE-703242-G1-EM1 is an option board for the IE-V850ES-G1 in circuit emulator. Using the IE-703242-G1-EM1 in conjunction with the IE-V850ES-G1, hardware and software developed for V850ES/GB1 can be debugged efficiently. This manual describes the basic setup procedure and configuration settings of the IE-V850ES-G1 when used together with IE-703242-G1-EM1.
Notes 1, 2 In-Circuit-Emulator IE-V850ES-G1 Main board for CPU emulation and trace Notes 1, 2 Emulation board IE-703242-G1-EM1 Emulation board for V850ES/GB1 Note 2 Probe cable SWEX-100SD1 Probe cable for target connection Board socket for target connection (soldered on target...
Chapter 1 Overview 1.3 Features (When Connected to IE-V850ES-G1) Table 1-2: Features of IE-703242-G1-EM1 Parameter Value Operation frequency max. 16 MHz (Main clock) Operation Temperature range 0 to +40°C Storage temperature range -15 to +60°C Environmental humidity range 10 - 80% RH +4.5 V to +5.5 V ±...
Chapter 1 Overview 1.5 System Configuration The system configuration when connecting the IE-V850ES-G1 to the IE-703242-G1-EM1 and a personal computer (PC/AT or compatible) is shown below. Figure 1-2: System Configuration <2> <3> <1> <9> <8> Target <4> system <10> <5>...
Remove the cover of the IE-V850ES-G1. Make jumper settings on main board of IE-V850ES-G1 as described in 2.3 Jumper Settings. Place the IE-703242-G1-EM1 over the main board of IE-V850ES-G1 so that the board connectors are in the correct position. Press IE-703242-G1-EM1 carefully so that the connection to the main board is secured.
Chapter 2 Name and Functions of Components This chapter describes the names and functions of the components of IE-703242-G1-EM1. Also jumpers and switches used for configuration of the tool are described here. 2.1 Name and Functions of IE-703242-G1-EM1 Components Figure 2-1: IE-703242-G1-EM1 (top view)
Chapter 2 Name and Functions of Components 2.2 Status LEDs Some of the LEDs of IE-V850ES-G1 are controlled by IE-703242-G1-EM1 to output status information. Refer to the IE-V850ES-G1 User’s Manual for information on the LEDs controlled by the IE-V850ES-G1 itself.
2.3 Jumper Settings This chapter describes the function of the jumpers used to configure the IE-703242-G1-EM1. 2.3.1 Overview The following table sums up the jumpers and connectors used to configure the IE-703242-G1-EM1 for the desired operation. Table 2-2: Component Overview...
Chapter 2 Name and Functions of Components 2.3.3 Jumper JP3: AV selection This function is used to select the input signal for the AV pin of the I/O chip on the IE-703242-G1-EM1 emulation board. Table 2-4: Jumper JP3 - AV selection Position Function...
2.4.1 Main Sockets The main sockets described here are used for proper installation of the IE-703242-G1-EM1 in the IE-V850ES-G1 emulator and for connection of a target board when the emulator is connected to external hardware.
2.5.1 Main Clock The main clock oscillator of the V850ES/GB1 and also IE-703242-G1-EM1 operates at frequencies up to 16 MHz. On the emulation board the source for the main clock can either be a crystal or a dedicated C-MOS oscillator.
Chapter 2 Name and Functions of Components 2.5.2 Sub Clock The V850ES/GB1 is available in different versions that feature different sub clock oscillators for device operation at low frequencies: • Crystal oscillator • RC oscillator If a crystal oscillator is used for the sub clock oscillator, a crystal of a fixed frequency of 32.768 KHz and capacitors must be connected to the connector CN9.
Page 27
Chapter 2 Name and Functions of Components To change the operation frequency of the oscillator circuit R28, R29 and C77 must be selected using the following formulae: 1.44 ---------------------------------------------------- - ⋅ ) C77 ⋅ 2 R29 1.44 ⋅ -- - --------------- - R28 –...
Chapter 3 Operating Precautions Be aware of the following operating precautions when using the IE-703242-G1-EM1. 3.1 Reset source monitor flag The reset source (reset caused by external reset input or watchdog timer) can not be distinguished by the RSM register of the clock controller during emulation mode. Oscillation stabilization time is skipped after a watchdog timer reset during sub watch mode.
Chapter 4 Differences between Target Device and Emulation Board When the In-Circuit-Emulator is connected to a target system for debugging, the V850ES/GB1 is emu- lated which means that the emulator behaves like the real chip in the target system. Small differences occur however.
Chapter 4 Differences between Target Device and Emulation Board 4.7 AV , AV pins and AV pins of the I/O chip on the emulation board can be disconnected from the target con- nector. ADC values and the load on AV and AV pins may differ in that case.
Page 33
Chapter 4 Differences between Target Device and Emulation Board Table 4-1: Pin list according to their emulation location (2/3) Emulated by Top pin default I/O Emulated by Alternative Pin Function FPGA via Level name single chip Venus chip connected to: Shifter 34 P51 Venus...
Page 34
Chapter 4 Differences between Target Device and Emulation Board Table 4-1: Pin list according to their emulation location (3/3) Emulated by Top pin default I/O Emulated by Alternative Pin Function FPGA via Level name single chip Venus chip connected to: Shifter 73 PDH5 PDH5...
Page 41
Facsimile Message Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that From: errors may occur. Despite all the care and precautions we've taken, you may Name encounter problems in the documentation.